reine Buchbestellungen ab 5 Euro senden wir Ihnen Portofrei zuDiesen Artikel senden wir Ihnen ohne weiteren Aufpreis als PAKET

Designing an 8-bit CMOS Low Glitch Digital-to-Analog Converter
(Englisch)
Concept, Analysis and Layout of an Current Steering DAC
Santanu Sarkar

Print on Demand - Dieser Artikel wird für Sie gedruckt!

37,95 €

inkl. MwSt. · Portofrei
Dieses Produkt wird für Sie gedruckt, Lieferzeit ca. 14 Werktage
Menge:

Produktbeschreibung

Autor/Autorin: Sarkar Santanu

Santanu Sarkar, Research Scholar: E and ECE Department, IIT Kharagpur, India. Completed his MS in 2009 in Microelectronics and VLSI Design from the E&ECE Department of IIT Kharagpur, India.
Digital-to-Analog Converters (DAC) are used to convert the digital inputs back to the analog signals. For any mixed signal system the ADC and DAC are the two most important building blocks. The demand for-high speed, low cost and low power DACs are sharply increasing, with the advancement of the modern telecommunication systems. In present scenario for VLSI design, CMOS technology is widely preferred for high packing density and low cost. In this presentation the design of an 8-bit DAC in CMOS Current Steering Architecture has been discussed. For better understanding the concept of the architecture has been presented with figure and conceptual diagrams. The design and layout of the DAC has been discussed with simulation and post layout simulation results. At the end the measured results are also reported with a discussion on limitations and future scopes.



Über den Autor

Santanu Sarkar, Research Scholar: E and ECE Department, IIT Kharagpur, India. Completed his MS in 2009 in Microelectronics and VLSI Design from the E&ECE Department of IIT Kharagpur, India.


Klappentext

Digital-to-Analog Converters (DAC) are used to convert the digital inputs back to the analog signals. For any mixed signal system the ADC and DAC are the two most important building blocks. The demand for-high speed, low cost and low power DACs are sharply increasing, with the advancement of the modern telecommunication systems. In present scenario for VLSI design, CMOS technology is widely preferred for high packing density and low cost. In this presentation the design of an 8-bit DAC in CMOS Current Steering Architecture has been discussed. For better understanding the concept of the architecture has been presented with figure and conceptual diagrams. The design and layout of the DAC has been discussed with simulation and post layout simulation results. At the end the measured results are also reported with a discussion on limitations and future scopes.



Datenschutz-Einstellungen