Autor/Autorin: Zhan Chenchang
Dr. Chenchang Zhan is a Senior Engineer at Qualcomm Technologies Inc., San Diego, CA. He is an expert in the analysis and design of analog, mixed-signal and power management IC's which are the subjects he authored or co-authored many scientific publications. He is the recipient of Best Paper Awards in IEEE ISIC'2009, EDSSC'2010 and ISCAS'2011.
Low-dropout regulators (LDRs) are indispensable components widely used in system-on-chip (SoC) designs to power up noise-sensitive blocks. With the proliferation of portable applications, LDRs are required to have accurate and fast regulation with low quiescent current consumption, compact chip area and without requiring any off-chip capacitors. This research focuses on the analysis and design of high-performance CMOS output-capacitor-free LDRs for SoC power management applications. Three different topologies: adaptively biased LDRs, adaptively biased LDRs with subthreshold undershoot-reduction, and LDRs with low-quiescent current and high power-supply-rejections are analyzed, designed and verified. They are powerful candidates for supplying different blocks of SoC: analog, mixed-signal, digital, and RF. Design-oriented and in-depth theoretical analysis is presented. With these topologies at hand, a cost-effective power management solution for SoC is easier-than-ever to construct.
Dr. Chenchang Zhan is a Senior Engineer at Qualcomm Technologies Inc., San Diego, CA. He is an expert in the analysis and design of analog, mixed-signal and power management IC's which are the subjects he authored or co-authored many scientific publications. He is the recipient of Best Paper Awards in IEEE ISIC'2009, EDSSC'2010 and ISCAS'2011.
Über den Autor
Dr. Chenchang Zhan is a Senior Engineer at Qualcomm Technologies Inc., San Diego, CA. He is an expert in the analysis and design of analog, mixed-signal and power management IC's which are the subjects he authored or co-authored many scientific publications. He is the recipient of Best Paper Awards in IEEE ISIC'2009, EDSSC'2010 and ISCAS'2011.
Klappentext
Low-dropout regulators (LDRs) are indispensable components widely used in system-on-chip (SoC) designs to power up noise-sensitive blocks. With the proliferation of portable applications, LDRs are required to have accurate and fast regulation with low quiescent current consumption, compact chip area and without requiring any off-chip capacitors. This research focuses on the analysis and design of high-performance CMOS output-capacitor-free LDRs for SoC power management applications. Three different topologies: adaptively biased LDRs, adaptively biased LDRs with subthreshold undershoot-reduction, and LDRs with low-quiescent current and high power-supply-rejections are analyzed, designed and verified. They are powerful candidates for supplying different blocks of SoC: analog, mixed-signal, digital, and RF. Design-oriented and in-depth theoretical analysis is presented. With these topologies at hand, a cost-effective power management solution for SoC is easier-than-ever to construct.
