Devoted to logic synthesis and optimization for Complex Programmable Logic Devices
Presents logic synthesis and optimization methods dedicated for Programmable Array Logic –based structures
Written by leading experts in the field
Devoted to logic synthesis and optimization for Complex Programmable Logic Devices
Presents logic synthesis and optimization methods dedicated for Programmable Array Logic –based structures
Written by leading experts in the field
This book is a monograph devoted to logic synthesis and optimization for CPLDs. CPLDs' macrocell can also be interpreted as programmable AND-fixed OR structure, well known as PAL-based structure. The question is: what should be done when the number of implicants representing function exceeds the number of product terms available in a logic block. The answer is ... in the book.
Logic synthesis and optimization methods dedicated for PAL-based structures are proposed. The methods strive to find the optimum fit for the combinational logic and finite state machines to the structure of the logic device and aim at area and speed optimization. The theoretical background and complete strategies are richly illustrated with examples and figures.
Introduction.- Definitions and Basic Properties.- Synthesis of FSMs.- State Assignment Algorithms.- Theoretical Background of Technology-Dependent Optimization.- The Algorithm of Area Optimization Based on Graphs of Outputs.- Conclusions.- Output File Format.- Conclusion.
Offering theoretical background, complete strategies and many examples and figures, this book discusses the question of what should be done when the number of implicants representing function exceeds the number of product terms available in a logic block.
Inhaltsverzeichnis
Introduction.- Definitions and Basic Properties.- Synthesis of FSMs.- State Assignment Algorithms.- Theoretical Background of Technology-Dependent Optimization.- The Algorithm of Area Optimization Based on Graphs of Outputs.- Conclusions.- Output File Format.- Conclusion.
Klappentext
This book is a monograph devoted to logic synthesis and optimization for CPLDs. CPLDs' macrocell can also be interpreted as programmable AND-fixed OR structure, well known as PAL-based structure. The question is: what should be done when the number of implicants representing function exceeds the number of product terms available in a logic block. The answer is ... in the book.
Logic synthesis and optimization methods dedicated for PAL-based structures are proposed. The methods strive to find the optimum fit for the combinational logic and finite state machines to the structure of the logic device and aim at area and speed optimization. The theoretical background and complete strategies are richly illustrated with examples and figures.
Devoted to logic synthesis and optimization for Complex Programmable Logic Devices
Presents logic synthesis and optimization methods dedicated for Programmable Array Logic -based structures
Written by leading experts in the field
