reine Buchbestellungen ab 5 Euro senden wir Ihnen Portofrei zuDiesen Artikel senden wir Ihnen ohne weiteren Aufpreis als PAKET

Low-Noise Low-Power Design for Phase-Locked Loops
(Englisch)
Multi-Phase High-Performance Oscillators
Feng Zhao & Fa Foster Dai

Print on Demand - Dieser Artikel wird für Sie gedruckt!

86,45 €

inkl. MwSt. · Portofrei
Dieses Produkt wird für Sie gedruckt, Lieferzeit ca. 10 Werktage
Menge:

Low-Noise Low-Power Design for Phase-Locked Loops

Seiten
Erscheinungsdatum
Ausstattung
Erscheinungsjahr
Sprache
Kategorie
Buchtyp
Warengruppenindex
Warengruppe
Laenge
Breite
Hoehe
Gewicht
Hersteller Artikelnummer
Herkunft
Relevanz
Referenznummer
Verantwortlich für dieses Produkt
  • Springer Basel AG
    Picassoplatz 4
    CH-4010 Basel
    +41 61 2050707
Moluna-Artikelnummer
  • 448746006

Produktbeschreibung

Provides detailed introduction to noise reduction techniques for fractional-N phase-locked loop systems

Analyzes the nonlinear effect and its impact on fractional-N phase-locked loop systems

Describes a wide-band integer-N PLL and bandgap reference design for X-band radar application

Explains details of capacitive-coupling techniques for robust quadrature voltage-controlled oscillator (VCO) designs and multi-phase clock generation

Presents basic simulation techniques for quadrature VCO to guarantee robust design


This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation.  The capacitive-coupling technique has been validated through silicon implementation and can provide low phase-noise and accurate I-Q phase matching, with low power consumption from a super low supply voltage.  Readers will be enabled to pick one of the most suitable QVCO circuit structures for their own designs, without additional effort to look for the optimal circuit structure and device parameters.  


Introduction.- Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL.- A Wide-Band 0.13µm SiGe BiCMOS PLL for X-Band Radar.- Design and Analysis of QVCO with Different Coupling Techniques.- Design and Analysis of a 0.6V QVCO with Capacitive-Coupling Technique.- Conclusions.


This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation.  The capacitive-coupling technique has been validated through silicon implementation and can provide low phase-noise and accurate I-Q phase matching, with low power consumption from a super low supply voltage.  Readers will be enabled to pick one of the most suitable QVCO circuit structures for their own designs, without additional effort to look for the optimal circuit structure and device parameters. 


This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation. The capacitive-coupling technique has been validated through silicon implementation and can provide low phase-noise and accurate I-Q phase matching, with low power consumption from a super low supply voltage. Readers will be enabled to pick one of the most suitable QVCO circuit structures for their own designs, without additional effort to look for the optimal circuit structure and device parameters.


Introduction.- Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL.- A Wide-Band 0.13µm SiGe BiCMOS PLL for X-Band Radar.- Design and Analysis of QVCO with Different Coupling Techniques.- Design and Analysis of a 0.6V QVCO with Capacitive-Coupling Technique.- Conclusions.


Inhaltsverzeichnis



Introduction.- Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL.- A Wide-Band 0.13µm SiGe BiCMOS PLL for X-Band Radar.- Design and Analysis of QVCO with Different Coupling Techniques.- Design and Analysis of a 0.6V QVCO with Capacitive-Coupling Technique.- Conclusions.


Klappentext



This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation.  The capacitive-coupling technique has been validated through silicon implementation and can provide low phase-noise and accurate I-Q phase matching, with low power consumption from a super low supply voltage.  Readers will be enabled to pick one of the most suitable QVCO circuit structures for their own designs, without additional effort to look for the optimal circuit structure and device parameters.  


Provides detailed introduction to noise reduction techniques for fractional-N phase-locked loop systems

n

Analyzes the nonlinear effect and its impact on fractional-N phase-locked loop systems

n

Describes a wide-band integer-N PLL and bandgap reference design for X-band radar application

n

Explains details of capacitive-coupling techniques for robust quadrature voltage-controlled oscillator (VCO) designs and multi-phase clock generation

n

Presents basic simulation techniques for quadrature VCO to guarantee robust design

n

Includes supplementary material: sn.pub/extras

n

leseprobe



Datenschutz-Einstellungen