This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SytemVerilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question 'have we functionally verified everything'. Written by a professional end-user of both SystemVerilog Assertions and SystemVerilog Functional Coverage, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the modeling of complex checkers for functional verification, thereby drastically reducing their time to design and debug.
Covers both SystemVerilog Assertions and Sytem Verilog Functional Coverage language and methodologies
Provides practical examples of the what, how and why of Assertion Based Verification and Functional Coverage methodologies
Explains each concept in an easy to understand, step-by-step fashion and applies it to a real example
Includes 6 practical LABs that enable readers to put in practice the concepts explained in the book