reine Buchbestellungen ab 5 Euro senden wir Ihnen Portofrei zuDiesen Artikel senden wir Ihnen ohne weiteren Aufpreis als PAKET

Run-Time Customisation of Soft-Core CPUs on FPGA
(Englisch)
Rehab Shendi

Print on Demand - Dieser Artikel wird für Sie gedruckt!

38,95 €

inkl. MwSt. · Portofrei
Dieses Produkt wird für Sie gedruckt, Lieferzeit ca. 10 Werktage
Menge:

Run-Time Customisation of Soft-Core CPUs on FPGA

Seiten
Erscheinungsdatum
Auflage
Ausstattung
Erscheinungsjahr
Sprache
Kategorie
Warengruppenindex
Warengruppe
Detailwarengruppe
Features
Laenge
Breite
Hoehe
Gewicht
Relevanz
Referenznummer
Verantwortlich für dieses Produkt
  • OmniScriptum GmbH & Co. KG
    Bahnhofstr. 28
    DE-66111 Saarbrücken
    +49 681 9100698
    info@akademikerverlag.de
Moluna-Artikelnummer
  • 385708493

Produktbeschreibung

Autor/Autorin: Shendi Rehab

Rehab Shendi is Master of Science in Advanced Computer Science with Specialisation in Computer Systems Engineering from University of Manchester in United Kingdom.
The use of customised soft-core processors in which instructions can be integrated into a system in application hardware is increasing in the Field Programmable Gate Array (FPGA) field. Specifically, the partial run-time reconfiguration of FPGAs in specialised processors for a particular domain can be very beneficial. In this report, the design and implementation for the customisation of a soft-core MIPS processor using an FPGA and partial reconfiguration (PR) of FPGA technology will be addressed to achieve efficient resource use.


Über den Autor

Rehab Shendi is Master of Science in Advanced Computer Science with Specialisation in Computer Systems Engineering from University of Manchester in United Kingdom.


Klappentext

The use of customised soft-core processors in which instructions can be integrated into a system in application hardware is increasing in the Field Programmable Gate Array (FPGA) field. Specifically, the partial run-time reconfiguration of FPGAs in specialised processors for a particular domain can be very beneficial. In this report, the design and implementation for the customisation of a soft-core MIPS processor using an FPGA and partial reconfiguration (PR) of FPGA technology will be addressed to achieve efficient resource use.



Datenschutz-Einstellungen